The first industry-wide source for all your transaction-level model information
TLMCentral is an industry-wide web portal that offers a unique aggregation point for transaction-level models. It offers model developers, architects and software engineers across the design chain an infrastructure to collaborate on models, modeling methodologies and virtual prototype promotion. TLMCentral provides a centralized infrastructure for news, forums and blogs relevant to the system-level and software development communities.
The web portal is sponsored by Synopsys.
If you have comments or questions about TLMCentral, please email: info@tlmcentral.com
____________________________________________________________________________
Who’s Supporting TLMCentral?
Content is provided by leading IP vendors, service providers, EDA vendors and research institutes:
ARM
"TLMCentral is aligned with ARM’s strategy to participate in industry initiatives that accelerate product development cycles and further increase the rapid pace of innovation around the ARM architecture. By listing ARM Fast Models on TLMCentral, we want to enable designers to efficiently source the transactional models and support they need to build virtual prototypes more quickly and start software development earlier.”
Lance Howarth
Executive Vice President of Marketing
Arteris
"As the complexity of designs has steadily increased, it has become critical to optimize the architecture of the chip and the interconnect as early as possible in the design cycle. To enable early architecture design Arteris makes transaction-level models available of its Network-on-Chip (NoC) interconnect. We believe that TLMCentral offers customers a unique way to find transaction-level models for all relevant pieces of their design. Information on Arteris’models can now be found on TLMCentral.”
Kurt Shuler
Director of Marketing
Carbon
"Carbon's model creation solution generates models directly from the IP's RTL ensuring 100% implementation accuracy. As an industry-wide portal TLMCentral can help increase awareness for available models and enable customers to focus on design tasks rather than model creation.”
Bill Neifert
CTO
CEVA
"As the number of cores per chip keeps growing, the need for advanced software development tools becomes even more apparent. This is especially true for the complex communication and multimedia applications targeted by the CEVA DSPs. By listing models of seven of its highly popular DSP cores on TLMCentral, CEVA believes this initiative can reduce the model availability threshold and therefore further proliferate virtual prototyping as a way to start software development early.”
Eran Briman
VP of Marketing
National Chip Implementation Center (CIC)
"As part of our mission to develop system design environments that foster technological advancement, CIC firmly believes in partnering with key industry leaders. TLMCentral is a unique ecosystem initiative to further promote virtual prototyping – a leading methodology advancing early software development for complex multicore designs.”
Dr. Tzi-Dar Chiueh
Director
Doulos
"Effective use of standards-based methods clearly speeds the creation and re-use of transaction-level models and their efficient deployment in virtual prototypes for early software development. The methodology tutorials and online examples we provide on TLMCentral will give model creators valuable insight and help them quickly develop practical know-how. They have been compiled by the Doulos team, authors of the IEEE 1666™ SystemC® Language Reference Manual and the TLM-2.0 User Manual, and are part of the extensive collateral supporting Doulos training capability in this important domain.”
Rob Hurley
CEO
Forte
"Transaction level modeling IP is an essential building block which links electronic system level (ESL) design and verification together. TLM Central allows design teams to quickly research TLM-based IP for their production needs. Forte supports ideas like TLM Central to enhance the ESL ecosystem.”
Brett Cline
Vice President, Marketing & Sales
HCL Technologies Limited
"While we offer our customers a wide range of services, we see a clear trend toward demand for a standards-based platform to develop software earlier and enable better communication between hardware and software development teams. We see the value that TLMCentral can provide in bringing virtual prototyping to the mainstream and are contributing our modeling expertise to help drive this momentum forward.”
Ashok Madaan
General Manager, VLSI Design Services
Hd Lab
"The right transaction-level modeling methodology is crucial to achieve the right simulation speed when using virtual prototypes for early software development on complex designs. TLMCentral offers a unique portal for model developers and users to find models and modeling methodologies. By providing free coding examples and participating in modeling methodology forums, Hd Lab wants to use its years of SystemC training expertise to help users maximize the value they can achieve with virtual prototypes.”
Hiroyasu Hasegawa
CTO
IMEC
"While designing our IP, we also create transaction-level models of that IP for internal verification, architecture design and software development which can be used by our partners to enhance their system design;" said Liesbet Van der Perre, director green radios program at IMEC. "The use of transaction-level models indeed enables important system-level design methodologies which advance complex designs, enable early software development and help avoid over- or under-design. TLMCentral supports this by bringing together key information on model availability and modeling methodologies.”
Katrien Marent
External Communications Director
Imperas
"Imperas, which through our Open Virtual Platforms initiative develops and distributes Fast Processor Models for virtual prototypes, firmly believes that model availability is the engine that drives virtual platforms for early embedded software development. By bringing model developers and users together, TLMCentral can increase the value for both.”
Simon Davidmann
Imperas CEO and OVP founding director
Industrial Technology Research Insititute (ITRI)
"TLMCentral is an important initiative to drive innovation in the industry and stimulate research institutes around the world to contribute to model availability. And because model availability is a key driver for the further adoption of virtual prototyping, ITRI is contributing models to motivate others to participate as well in building a repository of transaction-level models.”
Dr. Jen-Chieh Yeh
Deputy Manager
Information and Communications Research Laboratories
Kasura
"Kasura believes that early software development using virtual prototypes has become key for complex designs. Kasura, a pioneer in TLM based solutions and training in India for the last one decade, has built up a lot of expertise around transaction-level modeling. TLMCentral is an important step in helping the design industry to further adopt virtual prototyping and transaction-level modeling, and helps in linking model developers and users with each other. Kasura is happy to contribute some generic IP models through TLMCentral to show our modeling expertise and help promote virtual prototyping.”
Kaleshwar Vemuri
Director and Co-founder
LSI
"Developing SystemC TLM-2.0 based architecture models that can be refined and used in the software and verification models has become very attractive in the recent years. Our experience has shown that developing IPs in SystemC TLM-2.0 enables IP reuse across architecture and software models. We are pleased to see the industry get together to promote transaction-level models and coding guidelines.”
Ali Poursepanj, Ph.D,
Lead Performance Modeling Architect
MIPS
"Virtual prototyping is key for early software development. By providing a central repository of information about transaction-level models, TLMCentral can help our customers and their design chain partners to quickly create a virtual prototype and shorten their software development time.”
Gideon Intrater
Vice President of Product Marketing and Applications
Open Core Protocol International Partnership (OCP-IP)
"OCP-IP offers a large number of free, SystemC-based executable tools and models, all designed to facilitate re-use, increase performance, ease-of-use and ensure alignment with the OSCI TLM-2.0 standard. We have shipped 1000’s of copies of these proven, state-of-the-art kits and tools over the last 5 plus years, and they are leveraged in most of the top electronics companies around the world today. TLM Central is a valuable industry resource and we are pleased to participate and share information about our SystemC Kits and deliverables.”
Ian Mackintosh
Chairman and President
Open SystemC Initiative (OSCI)
"With the OSCI TLM-2.0 standard widely accepted by the industry, the introduction of an open portal takes an important step to ease the development, promotion and adoption of models based on our standard. We welcome this new collaboration between model creators and users to further develop and improve the TLM ecosystem.”
Eric Lish
Chairman of the Open SystemC Initiative
Ricoh
"Virtual prototyping has become a key methodology in starting software development early in the design cycle. Model availability is absolutely key to achieving the right ROI when developing and using virtual prototypes. That is why we are happy to see IP vendors, service providers and research institutes worldwide participate in one industry-wide portal to promote transaction-level model availability and therefore grow the value of virtual prototyping.”
Syuji Kubota
Senior R&D Engineer, Core Technology R&D Center
RWTH Aachen University
"Our students and staff have experienced the many benefits of working with the SystemC TLM modeling standard. Making our models available on TLMCentral enables us to more efficiently share our expertise with industry partners and TLM users, in general, in a very tangible way.”
Dr. Rainer Leupers
Professor at RWTH Aachen University
Sonics
"Sonics has been a pioneer in network-on-chip technology for the past 15 years. We continually drive new product development for the enablement of increasingly complex SoC designs that require multiple design views of our IP. TLMCentral can drive such innovation by enhancing model availability for early software development and architecture exploration.”
Dr. Drew Wingard
Chief Technical Officer and Co-founder
Synopsys, Inc.
"TLMCentral represents an important milestone for the system-level community and with over 300 models already referenced, the portal is off to a strong start. TLMCentral’s unique combination of instant access to models, information and expertise brings immediate value to anyone looking to accelerate their virtual prototype development or promote their models.”
Joachim Kunkel
Sr. Vice President and General Manager, IP & Systems
Tensilica
"Virtual prototyping has been adopted by many of our largest customers in order to aide and speed up their software development tasks. Model availability is a key enabler to benefit from virtual prototyping. TLMCentral is a unique initiative to increase the ROI of virtual prototyping for customers worldwide. Tensilica’s transaction level models are listed on TLMCentral to support the goal of making models and model information available at a single industry wide web portal.”
Chris Jones
Director Product Marketing
Texas Instruments
"TI believes that the TLMCentral initiative has the potential to address a significant gap in the virtual platform ecosystem by enabling a supply of high quality interoperable models. TI has invested in and benefited from the use of virtual platforms and it would be great to be able to leverage such a repository to shrink time-to-market.”
Amit Nene
Engineering Manager
Vayavya
"Virtual Prototyping can make a significant change to product maturation schedules, by jump-starting software development early on in the product life cycle. One of the stumbling blocks until now has been availability of models at the required abstraction level. TLMCentral, as a platform for exchange of models, can close this gap and has great potential to accelerate adoption of virtual prototyping technology. Vayavya is committed to support this initiative by offering device drivers/firmware for the various peripheral models contributed by the partners.”
Karthick Gururaj
Senior Architect
VLSI Test Lab
"At VLSI Test Lab we are committed to helping the industry achieve high quality IC designs and as part of this we have build up a lot of experience using system-level design methodology. TLMCentral brings the industry together to take system-level design to the next level by addressing the model availability barrier.”
Professor Kuen-Jong Lee
VLSI Test Lab of National Cheng Kung University
VDC Research
"The embedded software market has historically benefited from open industry efforts like TLMCentral. To be successful, an industry-wide effort needs to focus not just on the models themselves, but also transaction-level modeling methodology and community participation. We think the portal’s interactive features such as the forums and initial support from various vendors are a great start in that direction.”
Chris Rommel
Vice President, Embedded Software & Hardware
Vivante
"The GPU solution for both graphics and compute applications has become a key selling point across a spectrum of consumer devices. Vivante GPU solution licensees doing early architecture analysis are seeing benefits in understanding and optimizing SoC level performance. By listing our models on TLMCentral we can be sure that our customers can locate the models available for architecture analysis with the system-level design tool of their choice.”
David Jarmon
Vice President Sales and Business Development